UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/537,786	03/29/2000	Masatsugu Fujii	FUJX17,182	7367

7590   12/19/2002

Helfgott & Karas P C
Empire State Building
60th Floor
New York, NY 10118

EXAMINER
CHOW, CHARLES CHIANG

ART UNIT	PAPER NUMBER
2684	

DATE MAILED: 12/19/2002

Please find below and/or attached an Office communication concerning this application or proceeding.

PTO-90C (Rev. 07-01)

Office Action Summary

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE <u>3</u> MONTH(S) FROM
THE MAILING DATE OF THIS COMMUNICATION.
- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed
  after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any
  earned patent term adjustment. See 37 CFR 1.704(b).

Status

1)☒ Responsive to communication(s) filed on <u>29 March 2000</u> .

2a)☐ This action is **FINAL**.   2b)☒ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is
closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4)☒ Claim(s) <u>1-16</u> is/are pending in the application.

    4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) <u>1-16</u> is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9)☐ The specification is objected to by the Examiner.

10)☐ The drawing(s) filed on _____ is/are: a)☐ accepted or b)☐ objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11)☐ The proposed drawing correction filed on _____ is: a)☐ approved b)☐ disapproved by the Examiner.

    If approved, corrected drawings are required in reply to this Office action.

12)☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

13)☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

    a)☒ All b)☐ Some * c)☐ None of:

      1.☒ Certified copies of the priority documents have been received.

      2.☐ Certified copies of the priority documents have been received in Application No. _____ .

      3.☐ Copies of the certified copies of the priority documents have been received in this National Stage
application from the International Bureau (PCT Rule 17.2(a)).
    * See the attached detailed Office action for a list of the certified copies not received.

14)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).

    a) ☐ The translation of the foreign language provisional application has been received.

15)☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

1) ☒ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☒ Information Disclosure Statement(s) (PTO-1449) Paper No(s) <u>3</u> .

4) ☐ Interview Summary (PTO-413) Paper No(s). _____ .
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: .

Detailed Action

Specification

1. Regarding claim 1, the "that is" in line 10 of page 35, is not clearly pointed out in meaning. It is unclear about the "that is", whether it is for argument or operation. The examination is based on "argument".

2. In the specifications, the argument is not clearly defined for the object of arguing. It is unclear about the argument purpose, whether it is for error correction, or for data feedback correction, or something else.

3. In the specifications, the purpose of the invalid bit is not clearly defined. It is not clear whether the invalid bit is meant for parity bit or redundant bit, or something else.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 1, 2 are rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener (US 4,670,890) in view of Ramesh et al. (US 6,275,538 B1).

Regarding **claim 1**, Titchener discloses a coding assisting equipment (as the apparatus and method for encoding and decoding codes, abstract, figure in cover page, Fig. 1-10, for transmitting variable length coded string of data, abstract, and for enabling easy

synchronization for decoding, col. 1, lines 7-14; summary of invention, col. 1, line 56 to col.

3, line 31).

Titchener discloses the operating-object holding means for sequentially holding each word

respectively consisting of plural bits (as the (c) buffer means for buffering each selected input

code sequentially in turn , col. 45, lines 12-13).

Titchener discloses the constant word length (as the (a) an input buffer means for receiving

each fixed length symbol to be converted to variable length symbols wherein the length of

the fixed length code is m+1 (col. 46, lines 40-43).

Titchener discloses the argument holding means for holding an argument applied to an

operation that is performed on a word that is subsequently held by operating–object holding

means (as the augment code buffer 33 applied to prefixing coding operating, figure in cover

page; the augment code buffer 22 holds the incoming augment code from the input code 29

set, as the claimed operating-object holding means, as shown in figure in cover page; the

original character set C^0 is augmented 9 times until C^q is exhansted, abstract, col. 41, lines

11-67).

Titchener discloses the that is included in said word being held by operating-object holding

means and/ or the result performed in advanced being held by operation-object holding

means (the input code set 29 is holding the augment code result performed in advanced

before receiving the next output code set on input 36 to be operated with the input 26, base

set, figure in cover page, col. 41, lines 28-38).

Titchener does not clearly indicate the details for the logical operation on a combination of logic values.

Ramesh teaches the operation means in accordance with logic values of individual bits held by operation holding means, and coding is defined a logical operation on a combination of logic values (the convolutional feedback encoder, figure in cover page, abstract). The arrangement comprises the input buffer 12, the initializing means for determining the stating state of the encoding (col. 2, lines 38-58), and the convolution encoder 20 including feedback 30, Fig. 1-3). Titchener teaches the logical operation using combination of logic values as shown in Fig. 3, for operating of input information sequences {I} to the input buffer 12 with the feedback argument at the feedback summation node 34, in the linear combining network, col. 8, lines 8; col. 3, lines 3-44; col. 4, lines 17-41) for data transmission through a digital radio channel (col. 1, lines 6-8). It is inherent if not obvious to include Ramesh's logical operation elements in Fig. 3, to Titchener, such that the encoding, decoding, could be operated using the logical element for augmenting the codes. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention to modify and include Ramesh's logical operation elements in Fig. 3, to Titchener, such that the encoding/decoding operation could be at least functioning by using the Ramesh's logical element to augment the codes.

Regarding **claim 2**, referring to Titchener and Ramesh in claim 1 above, for the decoding equipment, having the features for buffering the input code in turn sequentially with the fixed length symbols; the augment code buffer 33; the operation means performed by the decoder

from Titchener's Fig. 2, Fig. 4a; the logical operation from Ramesh's Fig. 2, Fig. 3, for the

decoding assistant equipment.

5. Claims 3, 4 are rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener in view

of Ramesh, and further in view of Lan et al. (US 5,787,099).

In the above, it does not include the highest term in the polynomial is smaller than or equal to

said word length.

Regarding **claim 3**, Lan teaches the system and method for encoding and decoding data using

numerical computation in Galois fields (title). The integrated circuits and combinational logic

(figure in cover page, Fig. 1-20b) contains the encoder/decoder 101 and holding register 105,

for using multiplies to detect/correct errors in certain position (abstract). Lan considers the

highest term in a polynomial is smaller than said word length, as to be the: for each code

word (n symbol positions, k data positions), the check symbols are the coefficients of the

remainder polynomial generated by dividing the polynomial of (n-1) order by the polynomial

of order (n-k), such that the check symbols from the remainder could fit into (n-k-1) positions

of the n symbols coded word (in col. 1, lines 44-63), such that the check symbols would fill

up the remaining positions in each code with n symbol positions and k data positions. It is

apparently obvious to include Lan's technique for coding the symbols with check symbol

without exceeding the maximum available n symbol positions, to Titchener as modified

above, such that, at least the encoder/decoder could be upgraded and supplying the check

symbols for error correction without exceeding maximum available n symbol positions.

Therefore, it would have been obvious to one of ordinary skill in the art at the time of

invention, essentially if not obvious, to modify and include Lan's technique for coding the

symbols with check symbol without exceeding the maximum available n symbol positions, to

Titchener as modified above, such that, at least the encoder/decoder could be upgraded and

supplying the check symbols for error correction without exceeding maximum available n

symbol positions.

Regarding the operating-obj. holding means fed with pieces of transmission information

divided into constant fixed length symbols, referring to examiner's comment in claim 1

above.

Regarding **claim 4**, referring to examiner's comment in claims 1-3 above for the decoding

assistant equipment said operating-object holding means receives fixed length symbols; and

the for each code word (n symbol positions, k data positions), the check symbols are the

coefficients of the remainder polynomial generated by dividing the polynomial of (n-1) order

by the polynomial of order (n-k), such that the check symbols from the remainder could fit

into (n-k-1) positions of the n symbols coded word (in col. 1, lines 44-63), such that the

check symbols would fill up the remaining positions in each code with n symbol positions

and k data positions.

Regarding the operating-obj. holding means fed with pieces of transmission information

divided into constant fixed length symbols, referring to examiner's comment in claim 1

above.

6. Claim 5 is rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener in view of

Ramesh, and further in view of Kindred et al. (US 5,710,784).

In the above, it does not include the tree codes and the constraint of shorter word length.

Regarding **claim 5**, Kindred teaches the viterbi decoder for CDMA system (title, abstract,

figure in cover page), comprising the rf interface receiver 24, the demodulator 26, the

interleaver 32. The decoder, with input/output buffer, could simultaneously decoding at

multiple packet data rate, creating quality metric. The decoder could be reconfigured for

different convolutional encoding algorithms (abstract, Fig. 5, col. 1, lines 21-25). Kindred

considers the tree code has the length constraint k in col. 9, lines 35-47, for reducing the

number of global sequences and selecting the best local path for generating the convolutional

codes. Kindred considers the tree code with length constraint k such that the best path for

generating the code from the tree structured codes. It is apparently obvious to include

Kindred's technique for selecting the proper sequence and best path for generating the

convolutional tree codes, to Titchener, such that the system could be upgraded for efficiently

generating the tree code by utilizing Kindred's technique. Therefore, it would have been

obvious to one of ordinary skill in the art at the time of invention, essentially if not obvious,

to modify and include Kindred's technique for selecting the proper sequence and best path

for generating the convolutional tree codes, to Titchener as modified above, such that the

system could be upgraded for efficiently generating the tree code by utilizing Kindred's

technique.

Regarding the operating-obj. holding means fed with pieces of transmission information

divided into constant fixed length symbols, referring to examiner's comment in claim 1

above.

7. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener in view of

Ramesh, and further in view of Kim (US 5,162,908).

In the above, it does not include the excluding of the adding invalid bit strings to most and/or

least significant end.

Regarding **claim 6**, Kim teaches the picture/video data encoding/decoding using discrete

cosine transform coefficient DCT, to compressed data to the Run Length limited RLL coded

data, such that the size of the coding table becomes smaller and the average length of the

code word can be shorter (abstract, figure in cover page, Fig. 3-6; col. 1, lines 6-22; col. 2,

line 64 6o col. 3, line 38).

Kim teaches the removing invalid upper bits, most significant bit string, in step C2 of Fig. 6,

col. 6, lines 1-8; col. 7, lines 58-62; col. 8, lines 53-56; col. 10, lines 14-18). Kim considers

the removing of the invalid bits from the coefficient code word such that the run length could

be shorter, and the total amount of data could be decreased (col. 2, lines 54-61). It is inherent

if not obvious, to include Kim's removing of the invalid bit to reduce the length of the code

word, to Titchener, such that the code word could be efficiently coded with the invalid bit

being removed. Therefore, it would have been obvious to one of ordinary skill in the art at

the time of invention, essentially if not obvious, to modify and include Kim's removing of

the invalid bit to reduce the length of the code word, to Titchener as modified above, such

that the code word could be efficiently coded with the invalid bit being removed.

Regarding the operating-obj. holding means fed with transmission information divided into

constant fixed length symbols, referring to examiner's comment in claim 1 above.

8. Claims 7-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener in

view of Ramesh, and further in view of Sugahara et al. (US 6,483,944 B1).

In the above, it does not include the operation means for including the invalid bit string.

Regarding **claim 7**, Sugahara teaches the audio/video data encoder/decoder, for adjusting the

amount of codes to fill with the invalid bits, in order to achieve the target amount of codes

for each picture types (as shown in figure in cover page, Fig. 5, abstract; col. 7, lines 25-37;

col. 8, lines 27-31; col. 15, lines 12-23). Sugahara considers the padding of the amount of

code with invalid bits, to meet the target amount of codes, such that that the search address

could be efficiently found (abstract) by matching with the total amount of codes, without

using large storage capacity (col. 6, lines 42-52). It is apparently obvious to include

Sugahara's inserting invalid bits to meet the target amount of codes, to Titchener, such that

the search of the code word could be efficient according to the calculated address based on

the target total amount of codes. Therefore, it would have been obvious to one of ordinary

skill in the art at the time of invention, essentially if not obvious, to modify and include

Sugahara's inserting invalid bits to meet the target amount of codes, to Titchener as modified

above, such that the search of the code word could be efficient according to the calculated

address based on the target total amount of codes.

Regarding the operating-obj. holding means fed with pieces of transmission information

divided into N constant fixed length symbols, referring to examiner's comment in claim 1

above.

Regarding **claim 8**, referring to examiner's comment in claims 1, 7 above for the sequential

operation from Titchener, Ramesh, and the word length adjusting means from Sugahara

above.

Regarding **claims 9, 10, 11, 12**, referring to examiner's comment in claims 1, 3, 5, 6, 7 above

for the decoding assisting equipment above, the word length adjusting means for converting

the result to target amount of codes; the operation means into a sequence of constant fixed

length for sequentially supplying to a subsequent predetermined operation means.

Regarding **claim 13, 14,** referring to examiner's comment in claims 1, 2, 4, 7 above for the

decoding assisting equipment above, the word length adjusting means for converting the

result to target amount of codes; the operation means into a sequence of constant fixed length

for sequentially supplying to a subsequent predetermined operation means.

9. Claim 15, 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Titchener in

    view of Ramesh, and further in view of Astrachan (US 5,612,974).

    In the above, it does not include the radio transmitter, the radio receiver, the wireless

    interface, the encoder/decoder.

Regarding **claim 15**, Astrachan teaches the single integrated circuit for performing multitude of communication tasks (col. 1, lines 7-11) having radio transmitter and receiver for the communication unit 10. The communication unit 10 contains the RF interface for transmitting and receiving signals via antenna 14 for the wireless interface to the TDAM, CDMA network, col. 4, lines 61-65). The communication 10 comprises rf interface 16, demodulator 18, block decode 202 (Fig. 5). The communication device 10, comprises the block encoder 228, the encoded stream 146, the modulator 34 (Fig. 6). It is apparently obvious, if not inherent, to include Astrachan's communication unit 10 comprising the block encoder/decoder for rf communication with the wireless, TDMA, CDMA networks, to Ttichener, such that the message or information could be obviously transmitted and received via the rf communication channels. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention, essentially if not obvious, to modify and include Astrachan's communication unit 10 comprising the block encoder/decoder for rf communication with the wireless, TDMA, CDMA networks, to Ttichener as modified above, such that the message or information could be obviously transmitted and received via the rf communication channels.

Regarding the argument holding means; the operation means, referring to examiner's comment in claims 1, 2 above.

Regarding **claim 16**, referring to examiner's comment in claims 1, 15 above, for the radio receiver; the wireless interface; the operating –object holding means; the argument holding means; the operation means and the combination of said logic values.

Conclusion

10. In the above discussion, Titchener discloses a coding assisting apparatus and method for

transmitting variable length coded string of data, abstract, and for enabling easy

synchronization for decoding. Titchener discloses the operating-object holding means as the

(c) buffer means for buffering each selected input code sequentially in turn. Titchener

discloses the constant word length as the (a) an input buffer means for receiving each fixed

length symbol to be converted to variable length symbols wherein the length of the fixed

length code is m+1. Titchener discloses the argument holding means for holding an argument

applied to an operation that is performed on a word that is subsequently held by operating–

object holding means as the augment code buffer 33 applied to prefixing coding operating,

figure in cover page; the augment code buffer 22 holds the incoming augment code from the

input code 29 set, as the claimed operating-object holding means, as shown in figure in cover

page; the original character set C^0 is augmented 9 times until C^q is exhansted. Titchener

discloses the that is included in said word being held by operating-object holding means and/

or the result performed in advanced being held by operation-object holding means as the

input code set 29 is holding the augment code result performed in advanced before receiving

the next output code set on input 36 to be operated with the input 26, base set.

Ramesh teaches the convolutional feedback encoder using logical operation elements.

Lan teaches the for coding the symbols with check symbol without exceeding the maximum

available n symbol positions. Kindred teaches the technique for selecting the proper sequence

and best path for generating the convolutional tree codes.

Kim teaches the removing of the invalid bit to reduce the length of the code word.

Sugahara teaches the inserting invalid bits to meet the target amount of codes.

Astrachan teaches communication unit 10 comprising the block encoder/decoder for rf

communication with the wireless, TDMA, CDMA networks.

11. The cited pertinent prior arts are listed below:

A. US 5,832,031, November 1998, Hammons, Jr. teaches the method and apparatus for

   synchronizing and error checking of the received bitstreams, with input data size

   blocking of having length d, for computing the CRC of the current data block in order to

   confirming of the synchronization (abstract).

B. US 5,349,350, September 1994, Blagaila teaches the run length limited RLL encoding

   and decoding (abstract, col. 11, line 59 to col. 13, line 63) with forcing zeros (col. 13,

   lines 18-66) having combination logic (figure of cover page).

12. Any inquiry concerning this communication or earlier communications from the examiner

   should be directed to Charles Chow whose telephone number is (703)-306-5615.

   If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor,

   Daniel Hunter, can be reached at (703)-308-6732.

   Any response to this action should be mailed to:

   Commissioner of Patents and Trademarks

   Washington, D.C. 20231

or faxed to: (703) 872-9314 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive,

Arlington, VA, Sixth Floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the Technology Center 2600 Customer Service Office

whose telephone number is (703) 306-0377.

Charles Chow

December 11, 2002.

WILLIAM CUMMING
PRIMARY EXAMINER
GROUP 2600